Abstract: Emerging non-volatile memories based on resistive switching mechanisms attract intense R&D efforts from both academia and industry. Oxide-based Resistive Random Acces Memories (OxRAM) gather noteworthy performances, such as fast write/read speed, low power and high endurance outperforming therefore conventional Flash memories. To fully explore new design concepts such as distributed memory in logic, OxRAM compact models have to be developed and implemented into electrical simulators to assess performances at a circuit level. In this paper, we present compact models of the bipolar OxRAM memory based on physical phenomenons. This model was implemented in electrical simulators for single device up to circuit level.
Introduction
Memory devices based on resistive switching materials are currently pointed out as promising candidates to replace conventional non-volatile memory devices based on charge-storage beyond 2xnm-technological nodes [1] [2] [3] . Indeed, compared to conventional floating gate technologies, Resistive RAMs (so-called RRAM) gather fast write/read operations, low power consumption, CMOS voltage compatibility and high endurance. Moreover, the resistive memory element consists of a simple Metal/Insulator/Metal (MIM) stack. In this way, one of the major advantages of resistive switching memories is their capability, whatever the underlying physics is, to be integrated in the back-end-of-line enabling NVM solutions to be distributed over CMOS logic. Relying on different based on different physical mechanisms, various RRAM technologies are now categorized in the ITRS. The Redox Memory category, covered in this study, includes Conductive Bridge RAM (CBRAM) [4] and Oxide Resistive RAM (OxRAM) [5] both of which exhibit a bipolar behavior, (i.e., switching relying on voltage polarity) (cf Figure 1a) . Conversely, RRAM technologies referred to as Thermo-Chemical Memories (TCM) [6] , or fuse-antifuse memories, are mostly based on nickel oxide (NiO) and exhibit a unipolar behavior (i.e., switching relying on voltage amplitude) as show in Figure 1b . For the OxRAM memory elements addressed in this paper, the MIM structure is generally composed of metallic electrodes sandwiching an active layer, usually an oxygen-deficient oxide. A large number of resistive switching oxides, like HfO 2 , Ta 2 O 5 , NiO, TiO 2 or Cu 2 O, are reported in the literature [7] [8] [9] [10] . The Valency Change Mechanism (VCM) occurs in specific transition metal oxides and is triggered by a migration of anions, such as oxygen vacancies.
After an initial electroforming step, the memory element may be reversibly switched between a High Resistance State (HRS) and a Low Resistance State (LRS). The electroforming stage corresponds to a voltage-induced resistance switching from an initial very high resistance state (virgin state) to a conductive state. In the case of bipolar switching, bipolar voltage sweeps are required to switch the memory element (Figure 1a) . Resistive switching in an OxRAM element corresponds to an abrupt change between a HRS (R HRS ) and a LRS (R LRS ). This resistance change is achieved by applying specific voltage to the structure (i.e., V Set and V Reset ). Generally, the electroforming voltage is superior to these voltages. However, several groups have demonstrated forming-free structures by adjusting the stoichiometry of the active layer [11] [12] [13] .
In this paper, compact models of the bipolar OxRAM memory is presented. This model was implemented in electrical simulators for single device up to circuit level.
Compact Model for OxRAM Cells
Even if OxRAM technology is still in its infancy, it is broadly accepted that the field-assisted motion of oxygen vacancies governs the bipolar resistance switching [14] . The proposed OxRAM modeling approach [15] [16] [17] relies on electric field-induced creation/destruction of Conductive Filament (CF) within the switching layer. The model is based on a single master equation in which both set and reset operations are accounted simultaneously and control the radius of the conduction pathway (r CF ). The set (resp. reset) process can be described by an electrochemical kinetic equation relying on the Butler-Volmer equation [18] . In the LRS, where conduction is controlled by the CF, charge transport is assumed to be ohmic according to previous reports in the literature [19, 20] . However, HRS is actually dominated by leakage current within the oxide layer. To take into account a lot of trap assisted current [Poole-Frenkel, Schottky emission, Space Charge Limited Current (SCLC)], a power low between the cell current and the applied bias has been considered. The model assumes an uniform CF radius and electric field in the cell where temperature elevation (triggered by Joule effect) may accelerate redox reaction rates. In this way the local temperature of the filament is given by [15] :
where T amb is the ambient temperature; V Cell is the voltage applied between the top and the bottom electrodes; k th is the thermal conductivity and σ CF (resp. σ OX ) is the electrical conductivity of the conductive filament (resp. oxide). The Set operation is modeled based on the Butler-Volmer equation through the electrochemical reduction rate (τ Red ):
where k b is the Boltzmann constant. Similarly, reset concerns the local dissolution of the CF and accounted by the oxidation rate (τ Ox ):
where E a is the activation energy; α Red and α Ox are the transfer coefficient (ranging between 0 and 1); A RedOx is the nominal redox rate. Hence, the growth/dissolution of the filament results from the inter-play between both redox reaction velocities through the following master equation:
where the local CF radius (r CF ) is comprised between zero and a maximal value (r CFmax ). To allow implementation into electrical simulation tools, a discrete writing is required. If the time step is sufficiently small, τ Red et τ Ox may be assumed as constant. The discrete form of Equation (4) is then given by Equation (5) . Solving the differential Equation (4) step by step allows a better convergence of simulation tools.
where
Finally, the total current in the OxRAM includes two components: one is related to the conductive species (I CF ) [15] the other concerns conduction through the oxide (I OX ):
where L x is the oxide thickness and S Cell is the total area of the device. Finally, the total current flowing through the cell is:
These equations were then implemented within an ELDO compact model following the flowchart given in Figure 3 . At each call of the OxRAM instance during a transient simulation, the previous state of the filament as well as the applied voltage are provided to the model in order to take into account the memory effect. The new filament state and the current are then computed as function of these inputs and the time step. 
Model Validation
The compact model was calibrated on recent electrical data measured on HfO 2 -based OxRAM devices [21] . To validate the proposed theoritical approach, the model was confronted to quasi-static and dynamic experimental data extracted from the literature. Figure 4a shows quasi-static set and reset I(V ) characteristics measured on HfO 2 -based memory elements. In this study, the memory elements consisted in a Ti/HfO 2 /TiN stack with a hafnium oxide thickness of 10 nm. The description of the cell manufacture is presented in [21] . Using the set parameters given in Table 1 , the present model shows an excellent agreement with experimental data for both set and reset operations. Figure 4b shows that the proposed model also satisfactorily catches the impact of the experimental increase of V Set and V Reset with the programming ramp speed. Moreover, the effect of the set current limitation on the reset current is also taken into account by this compact model ( Figure 5 ). It is interesting to note that this behavior appears for unipolar and bipolar memory [11] . However, in our study, only the bipolar structures will be studied. Figure 6 illustrates the transient current response of the cell when a voltage ramp is applied to the cell (Figure 4b) . A significant cell voltage discontinuity is observed during the set operation. This behavior highlights the self acceleration of set mechanism. Indeed, when the applied voltage is below the set voltage, the resistance continuously decreases. Let us mention that our model, which already includes a thermal activation of set operation, should be able to take into account this effect once the parasitic capacitances originating from the measurement setup are provided. Simu. Ref. [15] VGen VCell
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To fully validate the compact model and its integration into the electrical simulator, Figure 7 gives an example of bipolar OxRAM cells simulated at a circuit level, i.e., surrounded by MOS transistors. These models have been successfully used to simulate new MOS-RRAM cells like a NVM flip-flop [25] , Non-Volatile SRAM [26] and OxRAM memory array [27] . [16] In this section, an investigation in the impact of OxRAM variability on the memory array performances is proposed [16] . Indeed, variability in advanced IC designs has emerged as a roadblock and significant efforts of process and design engineers are required to decrease its impact.
Model Application

OxRAM Reliability Evaluation versus OxRAM Variability
Since the cell variability is calibrated on silicon using the previous OxRAM model, only the realistically possible variations are reported in this study. A large number of Monte Carlo simulations are performed to provide the statistics needed to characterize variability. Cell variations are introduced and simulated sequentially using an electrical simulator. The goal is to track an important shift of reliability parameters. Figure 8 presents the elementary array used for simulation: it is constituted, a row decoder, a column decoder and a sense amplifier for the read operation. Memory array cells are first placed in an erase state. Then, the memory array programming is done in two cycles. First, all memory cells are set (logical "1"), then the memory array is reset (logical "0"). Logical failures can be detected at the output of the sense amplifier during the read operation after set/reset. The best way to monitor the impact of variability on OxRAM electrical parameters is to plot the OxRAM hysteresis in transient mode (i.e., cell current evolution versus cell voltage difference during a Write/Erase cycle). Figure 9 shows the impact of the memory array cell variability (9 cells) on the circuit hysteresis. 
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It appears clearly that R LRS distribution can be severely impacted by cell variability. V Reset and V Set parameters can also suffer from cell variability but in a lesser extent. Notice that R LRS and R HRS are extracted @0.5 V (read conditions). Moreover, V Set and V Reset are extracted @40 µA, at a circuit level.
R LRS and R HRS distributions are plotted in Figure 10 . Results are presented for cell variability included in the range ±10% of the median value of the considered card model parameters (solid bar). Results are also provided for cell variability included in the range ±20% (dashed bar). At 10%, a spreading of R LRS and R HRS parameters is observed. The spreading increases significantly at 20%. Although these values are related to a specific OxRAM technology, a good feedback can be provided to designers to optimize the sensing circuitry according to the level of controllability of the fabrication process.
V Reset and V Set distributions are plotted in Figure 11a ,b. Here again, the initial spreading (solid bar) increases (dashed bar) according to the variability increase. These results are of prime importance as this study predicts an increase of V Set to the value of 1.5 V . This means that the programming signals provided to the cell needs to reach at least 1.5 V for cell to be programmed properly. The read operation of data stored in cross-point resistive switching memory is currently one of the major challenges to develop this approach. Indeed, sneak path or destructive read with complementary resistive switching element are a strong limit to develop this type of architecture. Moreover, the resistance ratio (R HRS /R LRS ) and the process variations have to be considered when designing a sense solution. A sense amplifier performing with high reliability is then required. Figure 12 shows a pre-charge based sense amplifier, which has demonstrated the best tolerance to different sources of variation, while keeping high speed and low power. In this sense amplifier, the read operation is performed in two phases:
• 1st Phase: The sense amplifier is first connected to the bit-line of the selected word with SEN set to "1" and the circuit is pre-charged with PCH equals "0";
• 2nd Phase: The data stored in the 2R cell can be evaluated to logic level at the output Q as PCH is changed to "1" and WL is pulled down to "0".
The Figure 13 validates the ability of the architecture to successfully read in parallel a full word. The model presented before has allowed us to assess the robustness of sense towards the variability of OxRAM or CMOS transistors [26] ; and the validated complete crossbar architecture based on 2R complementary [27] . Figure 12 . Pre-Charged Sense Amplifier for data sensing. It consists of a pre-charge sub-circuit (MPC0, MPC1), a pair of inverters (MNA0-1, MPA0-1), which act as an amplifier [26, 27] . Figure 13 . Simulation results with read phase of a selected cell [26, 27] . 
Conclusions
In conclusion, this paper deals with a compact model well suited to simultaneously describing set and reset operations in bipolar resistive switching memories based on HfO 2 -based memory devise. By gathering local electrochemical reactions and a thermal mechanism in a single master equation, the model enables us to account for both the creation and destruction of conductive filaments. The simulation results satisfactorily match quasi-static and dynamic experimental data published in the literature on resistive switching devices. In addition, the model was implemented into circuit simulators. It has been successfully used in many circuits and has enabled the prediction of relevant trends required for designing innovative memory matrix architectures or proposing distributed memories solutions.
